поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADE7978 датащи(PDF) 108 Page - Analog Devices

номер детали ADE7978
подробное описание детали  Isolated Energy Metering Chipset for Polyphase Shunt Meters
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADE7978 датащи(HTML) 108 Page - Analog Devices

Back Button ADE7978 Datasheet HTML 104Page - Analog Devices ADE7978 Datasheet HTML 105Page - Analog Devices ADE7978 Datasheet HTML 106Page - Analog Devices ADE7978 Datasheet HTML 107Page - Analog Devices ADE7978 Datasheet HTML 108Page - Analog Devices ADE7978 Datasheet HTML 109Page - Analog Devices ADE7978 Datasheet HTML 110Page - Analog Devices ADE7978 Datasheet HTML 111Page - Analog Devices ADE7978 Datasheet HTML 112Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 120 page
background image
ADE7978/ADE7933/ADE7932
Data Sheet
Rev. 0 | Page 108 of 120
Table 45. MASK0 Register (Address 0xE50A)
Bits
Bit Name
Default Value
Description
0
AEHF
0
When this bit is set to 1, it enables an interrupt when Bit 30 changes in any of the total
active energy registers (AWATTHR, BWATTHR, or CWATTHR).
1
FAEHF
0
When this bit is set to 1, it enables an interrupt when Bit 30 changes in any of the
fundamental active energy registers (AFWATTHR, BFWATTHR, or CFWATTHR).
2
REHF
0
When this bit is set to 1, it enables an interrupt when Bit 30 changes in any of the total
reactive energy registers (AVARHR, BVARHR, or CVARHR).
3
FREHF
0
When this bit is set to 1, it enables an interrupt when Bit 30 changes in any of the
fundamental reactive energy registers (AFVARHR, BFVARHR, or CFVARHR).
4
VAEHF
0
When this bit is set to 1, it enables an interrupt when Bit 30 changes in any of the apparent
energy registers (AVAHR, BVAHR, or CVAHR).
5
LENERGY
0
When this bit is set to 1, it enables an interrupt at the end of an integration over the integer
number of half line cycles set in the LINECYC register (line cycle energy accumulation mode).
6
REVAPA
0
When this bit is set to 1, it enables an interrupt when the Phase A active power (total or
fundamental) identified by Bit 0 (REVAPSEL) in the MMODE register changes sign.
7
REVAPB
0
When this bit is set to 1, it enables an interrupt when the Phase B active power (total or
fundamental) identified by Bit 0 (REVAPSEL) in the MMODE register changes sign.
8
REVAPC
0
When this bit is set to 1, it enables an interrupt when the Phase C active power (total or
fundamental) identified by Bit 0 (REVAPSEL) in the MMODE register changes sign.
9
REVPSUM1
0
When this bit is set to 1, it enables an interrupt when the sum of all phase powers in the
CF1 datapath changes sign.
10
REVRPA
0
When this bit is set to 1, it enables an interrupt when the Phase A reactive power (total or
fundamental) identified by Bit 1 (REVRPSEL) in the MMODE register changes sign.
11
REVRPB
0
When this bit is set to 1, it enables an interrupt when the Phase B reactive power (total or
fundamental) identified by Bit 1 (REVRPSEL) in the MMODE register changes sign.
12
REVRPC
0
When this bit is set to 1, it enables an interrupt when the Phase C reactive power (total or
fundamental) identified by Bit 1 (REVRPSEL) in the MMODE register changes sign.
13
REVPSUM2
0
When this bit is set to 1, it enables an interrupt when the sum of all phase powers in the
CF2 datapath changes sign.
14
CF1
0
When this bit is set to 1, it enables an interrupt when a high to low transition occurs at the
CF1 pin; that is, an active low pulse is generated. The interrupt can be enabled even if the
CF1 output is disabled by setting Bit 9 (CF1DIS) to 1 in the CFMODE register. The type of
power used at the CF1 pin is determined by Bits[2:0] (CF1SEL[2:0]) in the CFMODE register
(see Table 50).
15
CF2
0
When this bit is set to 1, it enables an interrupt when a high to low transition occurs at the
CF2 pin; that is, an active low pulse is generated. The interrupt can be enabled even if the
CF2 output is disabled by setting Bit 10 (CF2DIS) to 1 in the CFMODE register. The type of
power used at the CF2 pin is determined by Bits[5:3] (CF2SEL[2:0]) in the CFMODE register
(see Table 50).
16
CF3
0
When this bit is set to 1, it enables an interrupt when a high to low transition occurs at the
CF3 pin; that is, an active low pulse is generated. The interrupt can be enabled even if the
CF3 output is disabled by setting Bit 11 (CF3DIS) to 1 in the CFMODE register. The type of
power used at the CF3 pin is determined by Bits[8:6] (CF3SEL[2:0]) in the CFMODE register
(see Table 50).
17
DREADY
0
When this bit is set to 1, it enables an interrupt when all periodical (8 kHz rate) DSP
computations finish.
18
REVPSUM3
0
When this bit is set to 1, it enables an interrupt when the sum of all phase powers in the
CF3 datapath changes sign.
[31:19]
Reserved
0 0000 0000
0000
Reserved. These bits do not manage any functionality.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com