INTEDG datasheet(397/478 Pages) MICROCHIP

397 / 478 page

 2010-2012 Microchip Technology Inc.

DS41414D-page 397

PIC16(L)F1946/47

30.3

DC Characteristics: PIC16(L)F1946/47-I/E (Power-Down)

PIC16LF1946/47

Standard Operating Conditions (unless otherwise stated)

Operating temperature

-40°C

 TA  +85°C for industrial

-40°C

 TA  +125°C for extended

PIC16F1946/47

Standard Operating Conditions (unless otherwise stated)

Operating temperature

-40°C

 TA  +85°C for industrial

-40°C

 TA  +125°C for extended

Param

No.

Device Characteristics

Min.

Typ†

Max.

+85°C

Max.

+125°C

Units

Conditions

VDD

Note

Power-down Base Current (IPD)(2)

D023

—

0.06

1.0

8.0

A

1.8

WDT, BOR, FVR, and T1OSC

disabled, all Peripherals Inactive

—

0.08

2.0

9.0

A3.0

D023

—

A

1.8

WDT, BOR, FVR, and T1OSC

disabled, all Peripherals Inactive

—

A

3.0

—

A

5.0

D024

—

0.5

6.0

9.0

A

1.8

LPWDT Current (Note 1)

—0.8

7.0

A3.0

D024

—

A

1.8

LPWDT Current (Note 1)

—

A

3.0

—

A

5.0

D025

—

A

1.8

FVR current

—15

A3.0

D025

—

100

A

1.8

FVR current (Note 4)

—

110

120

A

3.0

—

140

155

A

5.0

D026

—

A

3.0

BOR Current (Note 1)

D026

—

110

120

A

3.0

BOR Current (Note 1, Note 4)

—

140

155

A

5.0

D027

—

0.6

6.0

9.0

A

1.8

T1OSC Current (Note 1)

—

1.8

A3.0

D027

—

A

1.8

T1OSC Current (Note 1)

—

A

3.0

—

A

5.0

These parameters are characterized but not tested.

† Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are

not tested.

Note 1:

The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is

enabled. The peripheral

 current can be determined by subtracting the base IDD or IPD current from this limit. Max

values should be used when calculating total current consumption.

The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with

the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

A/D oscillator source is FRC.

0.1

F capacitor on VCAP (RF0).

INTEDG датащи(PDF) 397 Page - Microchip Technology

INTEDG датащи(HTML) 397 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL