| поискавой системы для электроныых деталей |
|
SPEAR1340 датащи(PDF) 135 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR1340 датащи(HTML) 135 Page - STMicroelectronics |
|
135 / 200 page ![]() SPEAr1340 Electrical characteristics Doc ID 023063 Rev 4 135/200 This implies: Cext = (CL-CS)*2 Example: For the Aker C2E-24.000-12-3030-X crystal, CL = 12 PF With CS = 3 PF, we have: Cext = CL1 = CL2 = 18 PF MCLK generated from an external clock source Table 43. MCLK external user clock source characteristics Symbol Parameter Conditions Min Typ Max Unit fMCLK_XI External clock source frequency No limitation 24(1) 33 MHz VMCLK_XIH MCLK_XI input pin high level voltage MCLK_AVDD3V3 - 0.3 MCLK_AVDD3V3 V VMCLK_XIL MCLK_XI input pin low level voltage MCLK_GNDSUB 0.3 V DuCy(MCLK_XI) Duty cycle (2) 40 60 % tr(MCLK_XI) tf(MCLK_XI) MCLK_XI input rise and fall time -5% of the clock period +5% of the clock period % CIN(MCLK_XI) MCLK_XI input capacitance 7pF IL(MCLK_XI) MCLK_XI input leakage current MCLK_GNDSUB ≤ V IN ≤ MCLK_AVDD3V3 ±1µA 1. A frequency of 24 MHz is mandatory to obtain the required operating frequency for all clocks generated by the PLL from the USB PHY. 2. An initial delay of 1 µs + 2048 fMCLK_XI cycles occurs for duty cycle detection and internal clock availability. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |