поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STA381BWS датащи(PDF) 121 Page - STMicroelectronics

номер детали STA381BWS
подробное описание детали  Sound Terminal® 2.1-channel high-efficiency digital audio system
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA381BWS датащи(HTML) 121 Page - STMicroelectronics

Back Button STA381BWS Datasheet HTML 117Page - STMicroelectronics STA381BWS Datasheet HTML 118Page - STMicroelectronics STA381BWS Datasheet HTML 119Page - STMicroelectronics STA381BWS Datasheet HTML 120Page - STMicroelectronics STA381BWS Datasheet HTML 121Page - STMicroelectronics STA381BWS Datasheet HTML 122Page - STMicroelectronics STA381BWS Datasheet HTML 123Page - STMicroelectronics STA381BWS Datasheet HTML 124Page - STMicroelectronics STA381BWS Datasheet HTML 125Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 121 / 171 page
background image
STA381BWS
Register description: Sound Terminal compatibility
Doc ID 018937 Rev 6
121/171
7.6.2
Invalid input detect mute enable
Setting the IDE bit enables this function, which looks at the input I2S data and automatically
mutes if the signals are perceived as invalid.
7.6.3
Binary output mode clock loss detection
This bit detects loss of input MCLK in binary mode and will output 50% duty cycle.
7.6.4
LRCK double trigger protection
This bit actively prevents double triggering of LRCLK.
7.6.5
IC power-down
The PWDN register is used to place the IC in a low-power state. When PWDN is written
as 0, the output begins a soft-mute. After the mute condition is reached, EAPD is asserted
to power down the power stage, then the master clock to all internal hardware except the I2C
block is gated. This places the IC in a very low power consumption state.
7.6.6
External amplifier power-down
Table 126.
Invalid input detect mute enable
Bit
R/W
RST
Name
Description
2
R/W
1
IDE
Setting of 1 enables the automatic invalid input detect mute
Table 127.
Binary output mode clock loss detection
Bit
R/W
RST
Name
Description
3
R/W
1
BCLE
Binary output mode clock loss detection enable
Table 128.
LRCK double trigger protection
Bit
R/W
RST
Name
Description
4
R/W
1
LDTE
LRCLK double trigger protection enable
Table 129.
IC power-down
Bit
R/W
RST
Name
Description
7R/W
1
PWDN
0: IC power-down low-power condition
1: IC normal operation
Table 130.
External amplifier power-down
Bit
R/W
RST
Name
Description
7
R/W
0
EAPD
0: External power stage power-down active
1: Normal operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com