MPC5643L datasheet(103/136 Pages) FREESCALE

103 / 136 page

Electrical characteristics

MPC5643L Microcontroller Data Sheet, Rev. 8.1

Freescale Semiconductor

103

3.19.2

Reset sequence description

The figures in this section show the internal states of the chip during the five different reset sequences. The doted lines in the

figures indicate the starting point and the end point for which the duration is specified in Table 31. The start point and end point

conditions as well as the reset trigger mapping to the different reset sequences is specified in Section 3.19.3, Reset sequence

trigger mapping.

With the beginning of DRUN mode the first instruction is fetched and executed. At this point application execution starts and

the internal reset sequence is finished.

The figures below show the internal states of the chip during the execution of the reset sequence and the possible states of the

signal pin RESET.

NOTE

RESET is a bidirectional pin. The voltage level on this pin can either be driven low by an

external reset generator or by the chip internal reset circuitry. A high level on this pin can

only be generated by an external pull up resistor which is strong enough to overdrive the

weak internal pull down resistor. The rising edge on RESET in the following figures

indicates the time when the device stops driving it low. The reset sequence durations given

in table Table 31 are applicable only if the internal reset sequence is not prolonged by an

external reset generator keeping RESET asserted low beyond the last PHASE3.

Figure 12. Destructive Reset Sequence, BIST enabled

Table 31. RESET sequences

No.

Symbol

Parameter

Conditions

TReset

Unit

Min

Typ

Max1

1 The maximum value is applicable only if the reset sequence duration is not prolonged by an extended assertion of RESET

by an external reset generator.

1TDRB

Destructive Reset Sequence, BIST enabled

2TDR

Destructive Reset Sequence, BIST disabled

—

500

4200

5000

s

3TERLB

External Reset Sequence Long, BIST enabled

4TFRL

Functional Reset Sequence Long

—

150

400

s

5TFRS

Functional Reset Sequence Short

—

s

PHASE3

BIST

PHASE1,2

PHASE0

PHASE1,2

PHASE3

Establish IRC

and PWR

Flash init

Device

Config

Self Test

Setup

DRUN

LBIST

MBIST

Flash init

Device

Config

Application

Execution

TDRB, min < TReset < TDRB, max

Reset Sequence Start Condition

Reset Sequence Trigger

RESET_B

RESET

MPC5643L датащи(PDF) 103 Page - Freescale Semiconductor, Inc

MPC5643L датащи(HTML) 103 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL