поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC5634M датащи(PDF) 108 Page - Freescale Semiconductor, Inc

номер детали MPC5634M
подробное описание детали  High performance e200z335 core processor
PDF  132 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5634M датащи(HTML) 108 Page - Freescale Semiconductor, Inc

Back Button MPC5634M Datasheet HTML 104Page - Freescale Semiconductor, Inc MPC5634M Datasheet HTML 105Page - Freescale Semiconductor, Inc MPC5634M Datasheet HTML 106Page - Freescale Semiconductor, Inc MPC5634M Datasheet HTML 107Page - Freescale Semiconductor, Inc MPC5634M Datasheet HTML 108Page - Freescale Semiconductor, Inc MPC5634M Datasheet HTML 109Page - Freescale Semiconductor, Inc MPC5634M Datasheet HTML 110Page - Freescale Semiconductor, Inc MPC5634M Datasheet HTML 111Page - Freescale Semiconductor, Inc MPC5634M Datasheet HTML 112Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 132 page
background image
MPC5634M Microcontroller Data Sheet, Rev. 8
Freescale Semiconductor
108
10
tHI
CC
Data Hold Time for Inputs
D Master (MTFE = 0)
–4
–4
–4
ns
D Slave
7—7—7—
D Master (MTFE = 1,
CPHA = 0)7
45
25
21
D Master (MTFE = 1,
CPHA = 1)
–4
–4
–4
11
tSUO
CC
Data Valid (after SCK edge)
D Master (MTFE = 0)
—6—6—6
ns
D Slave
—25—25
—25
D Master (MTFE = 1,
CPHA=0)
—45—25
—21
D
Master (MTFE = 1,
CPHA=1)
—6—6—6
12
tHO
CC
Data Hold Time for Outputs
D Master (MTFE = 0)
–5
–5
–5
ns
D Slave
5.5
5.5
5.5
D Master (MTFE = 1,
CPHA = 0)
8—4—3—
D Master (MTFE = 1,
CPHA = 1)
–5
–5
–5
1 All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad
types of S or SH have an additional delay based on the slew rate. DSPI timing is specified at VDDEH = 3.0–5.25 V,
TA = TL to TH, and CL = 50 pF with SRC = 0b11.
2 Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency
modulation (FM). 42 MHz parts allow for 40 MHz system clock + 2% FM; 62 MHz parts allow for a 60 MHz system
clock + 2% FM, and 82 MHz parts allow for 80 MHz system clock + 2% FM.
3 The minimum DSPI Cycle Time restricts the baud rate selection for given system clock rate. These numbers are
calculated based on two MPC5634M devices communicating over a DSPI link.
4 The actual minimum SCK cycle time is limited by pad performance.
5 The maximum value is programmable in DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK].
6 The maximum value is programmable in DSPI_CTARx[PASC] and DSPI_CTARx[ASC].
7 This number is calculated assuming the SMPL_PT bitfield in DSPI_MCR is set to 0b10.
Table 37. DSPI timing1,2 (continued)
#
Symbol
C
Characteristic
40 MHz
60 MHz
80 MHz
Unit
Min.
Max.
Min.
Max.
Min.
Max.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com