поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST10F272Z2T3 датащи(PDF) 184 Page - STMicroelectronics

номер детали ST10F272Z2T3
подробное описание детали  16-bit MCU with 256 Kbyte Flash memory and 20 Kbyte RAM
PDF  189 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F272Z2T3 датащи(HTML) 184 Page - STMicroelectronics

Back Button ST10F272Z2T3 Datasheet HTML 180Page - STMicroelectronics ST10F272Z2T3 Datasheet HTML 181Page - STMicroelectronics ST10F272Z2T3 Datasheet HTML 182Page - STMicroelectronics ST10F272Z2T3 Datasheet HTML 183Page - STMicroelectronics ST10F272Z2T3 Datasheet HTML 184Page - STMicroelectronics ST10F272Z2T3 Datasheet HTML 185Page - STMicroelectronics ST10F272Z2T3 Datasheet HTML 186Page - STMicroelectronics ST10F272Z2T3 Datasheet HTML 187Page - STMicroelectronics ST10F272Z2T3 Datasheet HTML 188Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 184 / 189 page
background image
Electrical characteristics
ST10F272Z2
184/189
Figure 65.
SSC slave timing
1.
The phase and polarity of shift and latch edge of SCLK is programmable. This figure uses the leading clock
edge as shift edge (drawn in bold), with latch on trailing edge (SSCPH = 0b), Idle clock line is low, leading
clock edge is low-to-high transition (SSCPO = 0b).
2.
The bit timing is repeated for all bits to be transmitted or received.
t317
SR
Read data setup time before latch
edge, phase error detection off
(SSCPEN = 0)
6–
6
ns
t318
SR
Read data hold time after latch
edge, phase error detection off
(SSCPEN = 0)
31
2TCL + 6
ns
1.
Maximum Baudrate is in reality 8Mbaud, that can be reached with 64MHz CPU clock and <SSCBR> set to ‘3h’, or with
48 MHz CPU clock and <SSCBR> set to ‘2h’. When 40 MHz CPU clock is used the maximum baudrate cannot be higher
than 6.6 Mbaud (<SSCBR> = ‘2h’) due to the limited granularity of <SSCBR>. Value ‘1h’ for <SSCBR> may be used only
with CPU clock lower than 32 MHz (after checking that resulting timings are suitable for the master).
2.
Formula for SSC Clock Cycle time: t310 = 4 TCL * (<SSCBR> + 1)
Where <SSCBR> represents the content of the SSC Baudrate register, taken as unsigned 16-bit integer.
Minimum limit allowed for t310 is 125 ns (corresponding to 8Mbaud).
Table 84.
SSC slave mode timings (continued)
Symbol
Parameter
Max. Baudrate
6.6 MBd (1))
@fCPU = 40 MHz
(<SSCBR> = 0002h)
Variable Baudrate
(<SSCBR> = 0001h -
FFFFh)
Unit
min.
max.
min.
max.
1st out bit
Last out bit
2nd out bit
1)
2)
2nd in bit
1st in bit
Last in bit
SCLK
MRST
MTSR
t313
t314
t315
t316
t315
t317 t318
t317 t318
t315
t310
t311
t312



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com