 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
ICS1893 датащи(PDF) 144 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS1893 датащи(HTML) 144 Page - Integrated Circuit Systems |
|
|
144 / 152 page  ICS1893 Rev C 6/6/00 June, 2000 144 Chapter 10 DC and AC Operating Conditions ICS1893 Data Sheet - Release Copyright © 2000, Integrated Circuit Systems, Inc. All rights reserved. 10.5.18 Reset: Hardware Reset and Power-Down Table 10-25 lists the significant time periods for the hardware reset and power-down reset. The time periods consist of timings of signals on the following pins: • REF_IN • RESETn • TXCLK Figure 10-19 shows the timing diagram for the time periods. Figure 10-19. Hardware Reset and Power-Down Timing Diagram Table 10-25. Hardware Reset and Power-Down Timing Time Period Parameter Condi- tions Min. Typ. Max. Units t1 RESETn Active to Device Isolation and Initialization – – 60 – ns t2 Minimum RESETn Pulse Width – 500 40 – ns t3 RESETn Released to TXCLK Valid – – 35 500 ms REF_IN RESETn t1 t2 t3 TXCLK Valid Power Consumption (AC only) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
