| поискавой системы для электроныых деталей |
|
ATmega128 датащи(PDF) 259 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATmega128 датащи(HTML) 259 Page - ATMEL Corporation |
|
259 / 386 page ![]() 259 2467S–AVR–07/09 ATmega128 Figure 128. Boundary-scan Cells for Oscillators and Clock Options Table 102 summaries the scan registers for the external clock pin XTAL1, oscillators with XTAL1/XTAL2 connections as well as 32 kHz Timer Oscillator. Notes: 1. Do not enable more than one clock source as main clock at a time. 2. Scanning an Oscillator output gives unpredictable results as there is a frequency drift between the Internal Oscillator and the JTAG TCK clock. If possible, scanning an external clock is preferred. 3. The clock configuration is programmed by fuses. As a fuse is not changed run-time, the clock configuration is considered fixed for a given application. The user is advised to scan the same clock option as to be used in the final system. The enable signals are supported in the scan chain because the system logic can disable clock options in sleep modes, thereby disconnect- ing the Oscillator pins from the scan path if not provided. The INTCAP fuses are not supported in the scan-chain, so the boundary scan chain can not make a XTAL Oscillator requiring inter- nal capacitors to run unless the fuse is correctly programmed. Scanning the Analog Comparator The relevant Comparator signals regarding Boundary-scan are shown in Figure 129. The Boundary-scan cell from Figure 130 is attached to each of these signals. The signals are described in Table 103. The Comparator need not be used for pure connectivity testing, since all analog inputs are shared with a digital port pin as well. Table 102. Scan Signals for the Oscillators (1)(2)(3) Enable signal Scanned Clock Line Clock Option Scanned Clock Line when not Used EXTCLKEN EXTCLK (XTAL1) External Clock 0 OSCON OSCCK External Crystal External Ceramic Resonator 0 RCOSCEN RCCK External RC 1 OSC32EN OSC32CK Low Freq. External Crystal 0 TOSKON TOSCK 32 kHz Timer Oscillator 0 0 1 DQ From Previous Cell ClockDR ShiftDR To next cell To System Logic FF1 0 1 DQ DQ G 0 1 From Previous Cell ClockDR UpdateDR ShiftDR To Next Cell EXTEST From Digital Logic XTAL1/TOSC1 XTAL2/TOSC2 Oscillator ENABLE OUTPUT |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |