| поискавой системы для электроныых деталей |
|
ATmega16 датащи(PDF) 294 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATmega16 датащи(HTML) 294 Page - ATMEL Corporation |
|
294 / 357 page ![]() 294 2466S–AVR–05/09 ATmega16(L) Two-wire Serial Interface Characteristics Table 120 describes the requirements for devices connected to the Two-wire Serial Bus. The ATmega16 Two-wire Serial Interface meets or exceeds these requirements under the noted conditions. Timing symbols refer to Figure 146. Notes: 1. In ATmega16, this parameter is characterized and not 100% tested. 2. Required only for fSCL > 100 kHz. 3. C b = capacitance of one bus line in pF. 4. fCK = CPU clock frequency Table 120. Two-wire Serial Bus Requirements Symbol Parameter Condition Min Max Units V IL Input Low-voltage -0.5 0.3 V CC V VIH Input High-voltage 0.7 VCC VCC + 0.5 V Vhys (1) Hysteresis of Schmitt Trigger Inputs 0.05 VCC (2) –V V OL (1) Output Low-voltage 3 mA sink current 0 0.4 V tr (1) Rise Time for both SDA and SCL 20 + 0.1Cb (3)(2) 300 ns tof (1) Output Fall Time from VIHmin to VILmax 10 pF < Cb < 400 pF (3) 20 + 0.1Cb (3)(2) 250 ns t SP (1) Spikes Suppressed by Input Filter 0 50(2) ns Ii Input Current each I/O Pin 0.1VCC < Vi < 0.9VCC -10 10 µA Ci (1) Capacitance for each I/O Pin – 10 pF f SCL SCL Clock Frequency f CK (4) > max(16f SCL, 250kHz) (5) 0 400 kHz Rp Value of Pull-up resistor fSCL ≤ 100 kHz fSCL > 100 kHz t HD;STA Hold Time (repeated) START Condition fSCL ≤ 100 kHz 4.0 – µs f SCL > 100 kHz 0.6 – µs t LOW Low Period of the SCL Clock f SCL ≤ 100 kHz (6) 4.7 – µs fSCL > 100 kHz (7) 1.3 – µs tHIGH High period of the SCL clock f SCL ≤ 100 kHz 4.0 – µs f SCL > 100 kHz 0.6 – µs t SU;STA Set-up time for a repeated START condition fSCL ≤ 100 kHz 4.7 – µs f SCL > 100 kHz 0.6 – µs t HD;DAT Data hold time f SCL ≤ 100 kHz 0 3.45 µs fSCL > 100 kHz 0 0.9 µs tSU;DAT Data setup time f SCL ≤ 100 kHz 250 – ns f SCL > 100 kHz 100 – ns t SU;STO Setup time for STOP condition fSCL ≤ 100 kHz 4.0 – µs f SCL > 100 kHz 0.6 – µs t BUF Bus free time between a STOP and START condition fSCL ≤ 100 kHz 4.7 – µs fSCL > 100 kHz 1.3 – µs VCC 0,4V – 3mA ---------------------------- 1000ns Cb ------------------- Ω VCC 0,4V – 3mA ---------------------------- 300ns Cb ---------------- Ω |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |