M38040F2HKP datasheet(327/387 Pages) RENESAS

327 / 387 page

3-37

REJ09B0212-0100Z

Rev.1.00

Jan 14, 2005

3804 Group (Spec.H)

APPENDIX

3.3 Notes on use

3.3.10 Notes on A/D converter

(1)

Analog input pin

Make the signal source impedance for analog input low, or equip an analog input pin with an external

capacitor of 0.01

µF to 1 µF. Further, be sure to verify the operation of application products on the

user side.

q Reason

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when

signals from signal source with high impedance are input to an analog input pin, charge and

discharge noise generates. This may cause the A/D conversion precision to be worse.

(2)

A/D converter power source pin

The AVSS pin is A/D converter power source pins. Regardless of using the A/D conversion function

or not, connect it as following :

• AVSS : Connect to the VSS line

q Reason

If the AVSS pin is opened, the microcomputer may have a failure because of noise or others.

(3)

Clock frequency during A/D conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock

frequency is too low. Thus, make sure the following during an A/D conversion.

• f(XIN) is 500 kHz or more

• Do not execute the STP instruction

(4)

Difference between at 8-bit reading in 10-bit A/D mode and at 8-bit A/D mode

At 8-bit reading in the 10-bit A/D mode, “–1/2 LSB” correction is not performed to the A/D conversion

result.

In the 8-bit A/D mode, the A/D conversion characteristics is the same as 3802 group’s characteristics

because “–1/2 LSB” correction is performed.

n + 1

2 • f(XIN)

n + 1

f(XIN)

Countermeasure:

As explained before, start the time out count at the falling of SDA line of START condition and

reset ES0 bit of the S1D register when the time out is satisfied (Note).

Note: Do not use the read-modify-write instruction at this time. Furthermore, when the ES0 bit is

set to “0”, it becomes a general-purpose port ; so that the port must be set to input mode

or “H”.

3.3.9 Notes on PWM

The PWM starts from “H” level after the PWM enable bit is set to enable and “L” level is temporarily output

from the PWM pin.

The length of this “L“ level output is as follows:

(s)

(Count source selection bit = “0”, where n is the value set in the prescaler)

(s)

(Count source selection bit = “1”, where n is the value set in the prescaler)

M38040F2HKP датащи(PDF) 327 Page - Renesas Technology Corp

M38040F2HKP датащи(HTML) 327 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL