M32CSLASH8B datasheet(266/406 Pages) RENESAS

266 / 406 page

Under development

M32C/8B Group

17. Serial Interfaces

Preliminary specification

Specifications in this manual are tentative and subject to change.

REJ09B0450-0050 Rev.0.50 Oct 31, 2008

Page 249 of 385

Figure 17.34

SIM Interface Connection

17.1.6.1 Parity Error Signal Output Function

When the UiERE bit in the UiC1 register (i = 0 to 4) is set to 1 (error signal output), the parity error signal

output is enabled. The parity error signal is output when a parity error is detected upon receiving data, and an

“L” signal is output from the TXDi pin in the timing shown in Figure 17.35. If the UiRB register is read while a

parity error signal is output, the PER bit in the UiRB register is set to 0 (no parity error) and the TXDi pin level

becomes back to “H”.

To determine whether the parity error signal is output or not, read the port that shares a pin with the RXDi pin in

the transmission complete interrupt routine.

Figure 17.35

Parity Error Signal Output Timing

MCU

TXDi

RXDi

i = 0 to 4

SIM card

NOTE:

1. Connect the TXDi and RXDi pins and pull up these pins.

Receive

operation

complete flag

i = 0 to 4

ST: Start bit

P: Even parity bit

SP: Stop bit

RXDi

TXDi

"H"

"L"

"H"

"L"

Hi-Z

The above applies under direct format conditions:

- UiMR register: PRY bit = 1 (even parity)

- UiC0 register: UFORM bit = 0 (LSB first)

- UiC1 register: UiLCH bit = 0 (not inverted)

M32C/8B датащи(PDF) 266 Page - Renesas Technology Corp

M32C/8B датащи(HTML) 266 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL