R8C2K datasheet(262/471 Pages) RENESAS

262 / 471 page

R8C/2K Group, R8C/2L Group

16. Timers

Rev.1.10

Dec 21, 2007

Page 245 of 450

REJ09B0406-0110

Figure 16.86

TRDFCR Register in Output Compare Function

Timer RD Function Control Register

Symbol

Address

After Reset

TRDFCR

013Ah

10000000b

Bit Symbol

Bit Name

Function

NOTES:

STCLK

External clock input select bit

0 : External clock input disabled

1 : External clock input enabled

PWM3

ADTRG

ADEG

A/D trigger edge select bit

(in complementary PWM mode)

This bit is disabled in the output compare

function.

PWM3 mode select bit(2)

Set this bit to 1 (other than PWM3 mode) in

the output compare function.

Normal-phase output level select bit

(in reset synchronous PWM mode or

complementary PWM mode)

This bit is disabled in the output compare

function.

Set bits CMD1 to CMD0 w hen both the TSTART0 and TSTART1 bits are set to 0 (count stops).

OLS0

Counter-phase output level select bit

(in reset synchronous PWM mode or

complementary PWM mode)

This bit is disabled in the output compare

function.

A/D trigger enable bit

(in complementary PWM mode)

This bit is disabled in the output compare

function.

CMD1

Combination mode select bits(1)

Set to 00b (timer mode, PWM mode, or

PWM3 mode) in the output compare

function.

CMD0

b7 b6 b5 b4

When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is

enabled.

b3 b2

OLS1

b1 b0

R8C2K датащи(PDF) 262 Page - Renesas Technology Corp

R8C2K датащи(HTML) 262 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL