поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

R8C2K датащи(PDF) 250 Page - Renesas Technology Corp

номер детали R8C2K
подробное описание детали  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C2K датащи(HTML) 250 Page - Renesas Technology Corp

Back Button R8C2K Datasheet HTML 246Page - Renesas Technology Corp R8C2K Datasheet HTML 247Page - Renesas Technology Corp R8C2K Datasheet HTML 248Page - Renesas Technology Corp R8C2K Datasheet HTML 249Page - Renesas Technology Corp R8C2K Datasheet HTML 250Page - Renesas Technology Corp R8C2K Datasheet HTML 251Page - Renesas Technology Corp R8C2K Datasheet HTML 252Page - Renesas Technology Corp R8C2K Datasheet HTML 253Page - Renesas Technology Corp R8C2K Datasheet HTML 254Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 250 / 471 page
background image
R8C/2K Group, R8C/2L Group
16. Timers
Rev.1.10
Dec 21, 2007
Page 233 of 450
REJ09B0406-0110
Figure 16.74
Registers TRDCR0 to TRDCR1 in Input Capture Function
Timer RD Control Register i (i = 0 or 1)
Symbol
Address
After Reset
TRDCR0
TRDCR1
0140h
0150h
00h
00h
Bit Symbol
Bit Name
Function
RW
NOTES:
1.
2.
3.
RW
TCK1
RW
TCK0
RW
RW
RW
CCLR2
CCLR1
RW
Count source select bits
b2 b1 b0
0 0 0 : f1
0 0 1 : f2
0 1 0 : f4
0 1 1 : f8
1 0 0 : f32
1 0 1 : TRDCLK input(1)
1 1 0 : fOCO40M
1 1 1 : Do not set.
External clock edge select bits(2) b4 b3
0 0 : Count at the rising edge
0 1 : Count at the falling edge
1 0 : Count at both edges
1 1 : Do not set.
b7 b6 b5 b4 b3 b2
CKEG0
b1 b0
TCK2
This setting is enabled w hen the SYNC bit in the TRDMR register is set to 1 (registers TRD0 and TRD1 operate
synchronously).
Bits CKEG1 to CKEG0 are enabled w hen bits TCK2 to TCK0 are set to 101b (TRDCLK input) and the STCLK bit in the
TRDFCR register is set to 1 (external clock input enabled).
RW
CKEG1
CCLR0
RW
b7 b6 b5
0 0 0 : Disable clear (free-running
operation)
0 0 1 : Clear by input capture in the
TRDGRAi register
0 1 0 : Clear by input capture in the
TRDGRBi register
0 1 1 : Synchronous clear (clear
simultaneously w ith other
channel counter)(3)
1 0 0 : Do not set.
1 0 1 : Clear by input capture in the
TRDGRCi register
1 1 0 : Clear by input capture in the
TRDGRDi register
1 1 1 : Do not set.
TRDi counter clear select bits
This setting is enabled w hen the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com