поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

R8C2K датащи(PDF) 342 Page - Renesas Technology Corp

номер детали R8C2K
подробное описание детали  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C2K датащи(HTML) 342 Page - Renesas Technology Corp

Back Button R8C2K Datasheet HTML 338Page - Renesas Technology Corp R8C2K Datasheet HTML 339Page - Renesas Technology Corp R8C2K Datasheet HTML 340Page - Renesas Technology Corp R8C2K Datasheet HTML 341Page - Renesas Technology Corp R8C2K Datasheet HTML 342Page - Renesas Technology Corp R8C2K Datasheet HTML 343Page - Renesas Technology Corp R8C2K Datasheet HTML 344Page - Renesas Technology Corp R8C2K Datasheet HTML 345Page - Renesas Technology Corp R8C2K Datasheet HTML 346Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 342 / 471 page
background image
R8C/2K Group, R8C/2L Group
17. Serial Interface
Rev.1.10
Dec 21, 2007
Page 325 of 450
REJ09B0406-0110
17.1.1
Polarity Select Function
Figure 17.8 shows the Transfer Clock Polarity. Use the CKPOL bit in the UiC0 (i = 0 or 2) register to select the
transfer clock polarity.
Figure 17.8
Transfer Clock Polarity
17.1.2
LSB First/MSB First Select Function
Figure 17.9 shows the Transfer Format. Use the UFORM bit in the UiC0 (i = 0 or 2) register to select the
transfer format.
Figure 17.9
Transfer Format
CLKi(1)
D0
TXDi
• When the CKPOL bit in the UiC0 register = 0 (output transmit data at the falling
edge and input receive data at the rising edge of the transfer clock)
D1
D2
NOTES:
1. When not transferring, the CLKi pin level is “H”.
2. When not transferring, the CLKi pin level is “L”.
D3
D4
D5
D6
D7
D0
RXDi
D1
D2
D3
D4
D5
D6
D7
CLKi(2)
D0
TXDi
D1
D2
D3
D4
D5
D6
D7
D0
RXDi
D1
D2
D3
D4
D5
D6
D7
• When the CKPOL bit in the UiC0 register = 1 (output transmit data at the rising
edge and input receive data at the falling edge of the transfer clock)
i = 0 or 2
CLKi
D0
TXDi
• When UFORM bit in UiC0 register = 0 (LSB first)(1)
D1
D2
D3
D4
D5
D6
D7
D0
RXDi
D1
D2
D3
D4
D5
D6
D7
CLKi
D7
TXDi
D6
D5
D4
D3
D2
D1
D0
RXDi
• When UFORM bit in UiC0 register = 1 (MSB first)(1)
NOTE:
1. The above applies when the CKPOL bit in the UiC0 register is
set to 0 (output transmit data at the falling edge and input receive
data at the rising edge of the transfer clock).
D7
D6
D5
D4
D3
D2
D1
D0
i = 0 or 2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com