поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST92F120JR6T датащи(PDF) 260 Page - STMicroelectronics

номер детали ST92F120JR6T
подробное описание детали  8/16-BIT FLASH MCU FAMILY WITH RAM, EEPROM AND J1850 BLPD
PDF  320 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST92F120JR6T датащи(HTML) 260 Page - STMicroelectronics

Back Button ST92F120JR6T Datasheet HTML 256Page - STMicroelectronics ST92F120JR6T Datasheet HTML 257Page - STMicroelectronics ST92F120JR6T Datasheet HTML 258Page - STMicroelectronics ST92F120JR6T Datasheet HTML 259Page - STMicroelectronics ST92F120JR6T Datasheet HTML 260Page - STMicroelectronics ST92F120JR6T Datasheet HTML 261Page - STMicroelectronics ST92F120JR6T Datasheet HTML 262Page - STMicroelectronics ST92F120JR6T Datasheet HTML 263Page - STMicroelectronics ST92F120JR6T Datasheet HTML 264Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 260 / 320 page
background image
260/320
J1850 Byte Level Protocol Decoder (JBLPD)
J1850 BYTE LEVEL PROTOCOL DECODER (Cont’d)
10.8.6.3 DMA Management in Reception Mode
The DMA in reception is performed when the
RDRF bit of the STATUS register is set (by hard-
ware). The RDRF bit is reset as soon as the DMA
cycle is finished.
To enable the DMA feature, the RXD_M bit of the
IMR register must be set (by software).
Each DMA request performs the transfer of a sin-
gle byte from the RXDATA register of the peripher-
al toward Register File or Memory Space (Figure
118).
Each DMA transfer consists of three operations
that are performed with minimum use of CPU time:
– A load from the JBLPD data register (RXDATA)
to a location of Register File/Memory addressed
through the DMA Address Register (or Register
pair);
– A post-increment of the DMA Address Register
(or Register pair);
– A post-decrement of the DMA transaction coun-
ter, which contains the number of transactions
that have still to be performed.
Note: When the REOBP pending bit is set (at the
end of the last DMA transfer), the reception DMA
enable bit (RXD_M) is automatically reset by hard-
ware. However, the DMA can be disabled by soft-
ware resetting the RXD_M bit.
Note: The DMA request acknowledge could de-
pend on the priority level stored in the PRLR regis-
ter.
Figure 118. DMA in Reception Mode
JBLPD peripheral
RXDATA
Register File
or
Memory space
Data received
Previous data
Current
Address
Pointer
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com