| поискавой системы для электроныых деталей |
|
ST7232A датащи(PDF) 120 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7232A датащи(HTML) 120 Page - STMicroelectronics |
|
120 / 157 page ![]() ST7232A 120/157 12.5 CLOCK AND TIMING CHARACTERISTICS Subject to general operating conditions for VDD, fCPU, and TA. 12.5.1 General Timings 12.5.2 External Clock Source Figure 63. Typical Application with an External Clock Source Notes: 1. Data based on typical application software. 2. Time measured between interrupt event and interrupt vector fetch. ∆t c(INST) is the number of tCPU cycles needed to finish the current instruction execution. 3. Data based on design simulation and/or technology characteristics, not tested in production. Symbol Parameter Conditions Min Typ 1) Max Unit tc(INST) Instruction cycle time 23 12 tCPU fCPU=8MHz 250 375 1500 ns tv(IT) Interrupt reaction time 2) tv(IT) = ∆tc(INST) + 10 10 22 tCPU fCPU=8MHz 1.25 2.75 µs Symbol Parameter Conditions Min Typ Max Unit VOSC1H OSC1 input pin high level voltage see Figure 63 VDD-1 VDD V VOSC1L OSC1 input pin low level voltage VSS VSS+1 tw(OSC1H) tw(OSC1L) OSC1 high or low time 3) 5 ns tr(OSC1) tf(OSC1) OSC1 rise or fall time 3) 15 IL OSC1 Input leakage current VSS≤VIN≤VDD ±1 µA OSC1 OSC2 fOSC EXTERNAL ST72XXX CLOCK SOURCE Not connected internally VOSC1L VOSC1H tr(OSC1) tf(OSC1) tw(OSC1H) tw(OSC1L) IL 90% 10% 1 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |