поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

STM32F301C6 датащи(PDF) 101 Page - STMicroelectronics

номер детали STM32F301C6
подробное описание детали  Arm® Cortex®-M4 32-bit MCUFPU, up to 64 KB Flash, 16 KB SRAM, ADC, DAC, COMP, Op-Amp, 2.0 – 3.6 V
PDF  141 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F301C6 датащи(HTML) 101 Page - STMicroelectronics

Back Button STM32F301C6 Datasheet HTML 97Page - STMicroelectronics STM32F301C6 Datasheet HTML 98Page - STMicroelectronics STM32F301C6 Datasheet HTML 99Page - STMicroelectronics STM32F301C6 Datasheet HTML 100Page - STMicroelectronics STM32F301C6 Datasheet HTML 101Page - STMicroelectronics STM32F301C6 Datasheet HTML 102Page - STMicroelectronics STM32F301C6 Datasheet HTML 103Page - STMicroelectronics STM32F301C6 Datasheet HTML 104Page - STMicroelectronics STM32F301C6 Datasheet HTML 105Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 141 page
background image
CADC(1)
Internal sample and hold
capacitor
--
5
-
pF
tCAL(1)
Calibration time
fADC = 72 MHz
1.56
µs
-112
1/fADC
tlatr(1)
Trigger conversion latency
Regular and injected
channels without conversion
abort
CKMODE = 00
1.5
2
2.5
1/fADC
CKMODE = 01
-
-
2
1/fADC
CKMODE = 10
-
-
2.25
1/fADC
CKMODE = 11
-
-
2.125
1/fADC
tlatrinj(1)
Trigger conversion latency
Injected channels aborting a
regular conversion
CKMODE = 00
2.5
3
3.5
1/fADC
CKMODE = 01
-
-
3
1/fADC
CKMODE = 10
-
-
3.25
1/fADC
CKMODE = 11
-
-
3.125
1/fADC
tS(1)
Sampling time
fADC = 72 MHz
0.021
-
8.35
µs
-1.5
-
601.5
1/fADC
TADCVREG_STUP
(1) ADC Voltage Regulator
Start-up time
--
-
10
µs
tSTAB(1)
Power-up time
-
1
conversion
cycle
tCONV(1)
Total conversion time
(including sampling time)
fADC = 72 MHz
Resolution = 12 bits
0.19
-
8.52
µs
Resolution = 12 bits
14 to 614 (tS for sampling + 12.5 for
successive approximation)
1/fADC
CMIR(1)
Common mode input signal
ADC differential mode
(VSSA + VREF+)/2
- 0.18
(VSSA + VREF+)/2
(VSSA + VREF+)/2
+ 0.18
V
1. Data guaranteed by design.
Table 63. ADC characteristics (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com