поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STM32F446RC датащи(PDF) 130 Page - STMicroelectronics

номер детали STM32F446RC
подробное описание детали  ARM® Cortex®-M4 32b MCUFPU, 225DMIPS, up to 512kB Flash/1284KB RAM, USB OTG HS/FS, 17 TIMs, 3 ADCs, 20 comm. interfaces
PDF  202 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F446RC датащи(HTML) 130 Page - STMicroelectronics

Back Button STM32F446RC Datasheet HTML 126Page - STMicroelectronics STM32F446RC Datasheet HTML 127Page - STMicroelectronics STM32F446RC Datasheet HTML 128Page - STMicroelectronics STM32F446RC Datasheet HTML 129Page - STMicroelectronics STM32F446RC Datasheet HTML 130Page - STMicroelectronics STM32F446RC Datasheet HTML 131Page - STMicroelectronics STM32F446RC Datasheet HTML 132Page - STMicroelectronics STM32F446RC Datasheet HTML 133Page - STMicroelectronics STM32F446RC Datasheet HTML 134Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 130 / 202 page
background image
Electrical characteristics
STM32F446xC/E
130/202
DocID027107 Rev 6
Figure 36. SPI timing diagram - slave mode and CPHA = 0
tw(SCKH)
SCK high and low time
Master mode, SPI presc = 2
TPCLK - 1.5
TPCLK TPCLK + 1.5
ns
tw(SCKL)
tsu(NSS)
NSS setup time
Slave mode, SPI presc = 2
4TPCLK
--
th(NSS)
NSS hold time
Slave mode, SPI presc = 2
2TPCLK
tsu(MI)
Data input setup time
Master mode
4
-
-
tsu(SI)
Slave mode
3
-
-
th(MI)
Data input hold time
Master mode
4
-
-
th(SI)
Slave mode
2
-
-
ta(SO)
Data output access time Slave mode
7
-
21
tdis(SO)
Data output disable time Slave mode
5
-
12
tv(SO)
Data output valid/hold
time
Slave mode (after enable edge),
2.7V ≤ VDD ≤ 3.6V
-7.5
22
Slave mode (after enable edge),
1.7 V ≤ VDD ≤ 3.6 V
-
7.5
10.5
th(SO)
Data output valid/hold
time
Slave mode (after enable edge)
5
-
-
tv(MO)
Data output valid time
Master mode (after enable edge)
-
1.5
5
th(MO)
Data output hold time
Master mode (after enable edge)
0
-
-
1. Guaranteed based on test during characterization.
2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or
high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master
having tsu(MI) = 0 while Duty(SCK) = 50%.
Table 63. SPI dynamic characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com