 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
PIC12LF1501 датащи(PDF) 286 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC12LF1501 датащи(HTML) 286 Page - Microchip Technology |
|
|
286 / 352 page  PIC16(L)F1503 DS40001607D-page 286 2011-2015 Microchip Technology Inc. TABLE 28-14: ADC CONVERSION REQUIREMENTS TABLE 28-15: COMPARATOR SPECIFICATIONS(1) Standard Operating Conditions (unless otherwise stated) Param. No. Sym. Characteristic Min. Typ† Max. Units Conditions AD130* TAD ADC Clock Period (TADC)1.0 — 6.0 sFOSC-based ADC Internal FRC Oscillator Period (TFRC)1.0 2.0 6.0 s ADCS<2:0> = x11 (ADC FRC mode) AD131 TCNV Conversion Time (not including Acquisition Time)(1) —11 — TAD Set GO/DONE bit to conversion complete AD132* TACQ Acquisition Time — 5.0 — s AD133* THCD Holding Capacitor Disconnect Time — — 1/2 TAD 1/2 TAD + 1TCY — — FOSC-based ADCS<2:0> = x11 (ADC FRC mode) * These parameters are characterized but not tested. † Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: The ADRES register may be read on the following TCY cycle. Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C Param. No. Sym. Characteristics Min. Typ. Max. Units Comments CM01 VIOFF Input Offset Voltage — ±7.5 ±60 mV CxSP = 1, VICM = VDD/2 CM02 VICM Input Common Mode Voltage 0 — VDD V CM03 CMRR Common Mode Rejection Ration — 50 — dB CM04A TRESP(2) Response Time Rising Edge — 400 800 ns CxSP = 1 CM04B Response Time Falling Edge — 200 400 ns CxSP = 1 CM04C Response Time Rising Edge — 1200 — ns CxSP = 0 CM04D Response Time Falling Edge — 550 — ns CxSP = 0 CM05* TMC2OV Comparator Mode Change to Output Valid —— 10 s CM06 CHYSTER Comparator Hysteresis — 25 — mV CxHYS = 1, CxSP = 1 * These parameters are characterized but not tested. Note 1: See Section 29.0 “DC and AC Characteristics Graphs and Charts” for operating characterization. 2: Response time measured with one comparator input at VDD/2, while the other input transitions from VSS to VDD. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
