| поискавой системы для электроныых деталей |
|
STM32F427AIH6 датащи(PDF) 141 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F427AIH6 датащи(HTML) 141 Page - STMicroelectronics |
|
141 / 231 page ![]() DocID024030 Rev 6 141/231 STM32F427xx STM32F429xx Electrical characteristics 192 Figure 38. SPI timing diagram - slave mode and CPHA = 0 tv(SO) th(SO) Data output valid/hold time Slave mode (after enable edge), SPI1/4/5/6 and 2.7V ≤ VDD ≤ 3.6V -11 13 ns Slave mode (after enable edge), SPI2/3, 2.7 V≤VDD≤3.6 V -14 15 Slave mode (after enable edge), SPI1/4/5/6, 1.7 V≤VDD≤3.6 V -15.5 19 Slave mode (after enable edge), SPI2/3, 1.7 V≤VDD≤3.6 V - 15.5 17.5 tv(MO) Data output valid time Master mode (after enable edge), SPI1/4/5/6, 2.7 V≤VDD≤3.6 V -- 2.5 Master mode (after enable edge), SPI1/2/3/4/5/6, 1.7 V≤VDD≤3.6 V -- 4.5 th(MO) Data output hold time Master mode (after enable edge) 0 - - 1. Guaranteed by characterization results. 2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50% Table 62. SPI dynamic characteristics(1) (continued) Symbol Parameter Conditions Min Typ Max Unit |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |