поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LAN9252/ML датащи(PDF) 221 Page - Microchip Technology

номер детали LAN9252/ML
подробное описание детали  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9252/ML датащи(HTML) 221 Page - Microchip Technology

Back Button LAN9252/ML Datasheet HTML 217Page - Microchip Technology LAN9252/ML Datasheet HTML 218Page - Microchip Technology LAN9252/ML Datasheet HTML 219Page - Microchip Technology LAN9252/ML Datasheet HTML 220Page - Microchip Technology LAN9252/ML Datasheet HTML 221Page - Microchip Technology LAN9252/ML Datasheet HTML 222Page - Microchip Technology LAN9252/ML Datasheet HTML 223Page - Microchip Technology LAN9252/ML Datasheet HTML 224Page - Microchip Technology LAN9252/ML Datasheet HTML 225Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 221 / 329 page
background image
 2015 Microchip Technology Inc.
DS00001909A-page 221
LAN9252
12.13.7
ETHERCAT PROCESS RAM WRITE ADDRESS AND LENGTH REGISTER
(ECAT_PRAM_WR_ADDR_LEN)
This read/write register is used in conjunction with the EtherCAT Process RAM Write Data FIFO (ECAT_PRAM_WR_-
DATA) and the EtherCAT Process RAM Write Command Register (ECAT_PRAM_WR_CMD) to perform write opera-
tions to the EtherCAT Core Process RAM.
Offset:
310h
Size:
32 bits
Note:
The starting byte address and length must be programmed with valid values such that all transfers are
within the bounds of the Process RAM address range of 1000h to 1FFFh.
Bits
Description
Type
Default
31:16
PRAM Write Length (PRAM_WRITE_LEN)
This field indicates the number of bytes to be written to the EtherCAT Core
Process RAM. It is decremented as data is written to the EtherCAT Core from
the FIFO.
The host should not modify this field unless the PRAM Write Busy
(PRAM_WRITE_BUSY) bit is a low.
R/W
0000h
15:0
PRAM Write Address (PRAM_WRITE_ADDR)
This field indicates the EtherCAT Core byte address to be written. It is incre-
mented as data is written to the EtherCAT Core from the FIFO.
Note:
The Process RAM starts at address 1000h.
The host should not modify this field unless the PRAM Write Busy
(PRAM_WRITE_BUSY) bit is a 0.
R/W
0000h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com