поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LAN9252/ML датащи(PDF) 180 Page - Microchip Technology

номер детали LAN9252/ML
подробное описание детали  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9252/ML датащи(HTML) 180 Page - Microchip Technology

Back Button LAN9252/ML Datasheet HTML 176Page - Microchip Technology LAN9252/ML Datasheet HTML 177Page - Microchip Technology LAN9252/ML Datasheet HTML 178Page - Microchip Technology LAN9252/ML Datasheet HTML 179Page - Microchip Technology LAN9252/ML Datasheet HTML 180Page - Microchip Technology LAN9252/ML Datasheet HTML 181Page - Microchip Technology LAN9252/ML Datasheet HTML 182Page - Microchip Technology LAN9252/ML Datasheet HTML 183Page - Microchip Technology LAN9252/ML Datasheet HTML 184Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 180 / 329 page
background image
LAN9252
DS00001909A-page 180
 2015 Microchip Technology Inc.
11.2.16.26 PHY x Wakeup Filter Configuration Register A (PHY_WUF_CFGA_x)
Note 18:
Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Reg-
ister (RESET_CTL). The NASR designation is only applicable when the Soft Reset (PHY_SRST) bit of the
PHY x Basic Control Register (PHY_BASIC_CONTROL_x) is set.
Index (In Decimal): 3.32785
Size:
16 bits
Bits
Description
Type
Default
15
Filter Enable
0 = Filter disabled
1 = Filter enabled
R/W/
NASR
Note 18
0b
14
Filter Triggered
0 = Filter not triggered
1 = Filter triggered
R/WC/
NASR
Note 18
0b
13:11
RESERVED
RO
-
10
Address Match Enable
When set, the destination address must match the programmed address.
When cleared, any unicast packet is accepted. Refer to Section 11.2.9.4,
"Wakeup Frame Detection," on page 133 for additional information.
R/W/
NASR
Note 18
0b
9
Filter Any Multicast Enable
When set, any multicast packet other than a broadcast will cause an address
match. Refer to Section 11.2.9.4, "Wakeup Frame Detection," on page 133
for additional information.
Note:
This bit has priority over bit 10 of this register.
R/W/
NASR
Note 18
0b
8
Filter Broadcast Enable
When set, any broadcast frame will cause an address match. Refer to Sec-
tion 11.2.9.4, "Wakeup Frame Detection," on page 133 for additional informa-
tion.
Note:
This bit has priority over bit 10 of this register.
R/W/
NASR
Note 18
0b
7:0
Filter Pattern Offset
Specifies the offset of the first byte in the frame on which CRC checking
begins for Wakeup Frame recognition. Offset 0 is the first byte of the incom-
ing frame’s destination address.
R/W/
NASR
Note 18
00h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com