ST10F271 datasheet(106/173 Pages) STMICROELECTRONICS

106 / 173 page

Power reduction modes

ST10F271

106/173

Warning:

During power-off phase, it is important that the external

hardware maintains a stable ground level on RSTIN pin,

without any glitch, in order to avoid spurious exiting from

reset status with unstable power supply.

21.3.2

Exiting stand-by mode

After the system has entered the Stand-by Mode, the procedure to exit this mode consists of

a standard Power-on sequence, with the only difference that the RAM is already powered

through V18SB internal reference (derived from VSTBY pin external voltage).

It is recommended to held the device under RESET (RSTIN pin forced low) until external

VDD voltage pin is stable. Even though, at the very beginning of the power-on phase, the

device is maintained under reset by the internal low voltage detector circuit (implemented

inside the main voltage regulator) till the internal V18 becomes higher than about 1.0V, there

is no warranty that the device stays under reset status if RSTIN is at high level during

power ramp up. So, it is important the external hardware is able to guarantee a stable

ground level on RSTIN along the power-on phase, without any temporary glitch.

The external hardware shall be responsible to drive low the RSTIN pin until the VDD is

stable, even though the internal LVD is active.

Once the internal Reset signal goes low, the RAM (still frozen) power supply is switched to

the main V18.

At this time, everything becomes stable, and the execution of the initialization routines can

start: XRAM2EN bit can be set, enabling the RAM.

21.3.3

Real time clock and stand-by mode

When Stand-by mode is entered (turning off the main supply VDD), the Real Time Clock

counting can be maintained running in case the on-chip 32 kHz oscillator is used to provide

the reference to the counter. This is not possible if the main oscillator is used as reference

for the counter: Being the main oscillator powered by VDD, once this is switched off, the

oscillator is stopped.

21.3.4

Power reduction modes summary

In the following Table 51: Power reduction modes summary, a summary of the different

Power reduction modes is reported.

Table 51.

Power reduction modes summary

Mode

Idle

off

run

off

biased

off

run

biased

ST10F271 датащи(PDF) 106 Page - STMicroelectronics

ST10F271 датащи(HTML) 106 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL