ICS1893AFILFT datasheet(101/137 Pages) RENESAS

101 / 137 page

Chapter 9

Pin Diagram, Listings, and Descriptions

ICS1893AF, Rev. D 10/26/04

October, 2004

101

ICS1893AF Data Sheet - Release

9.2.2

Multi-Function (Multiplexed) Pins: PHY Address and LED Pins

Table 9-6 lists the pins for the multi-function group of pins (that is, the multiplexed PHY Address / LED pins).

Note:

During either a power-on reset or a hardware reset, each multi-function configuration pin is an input

that is sampled when the ICS1893AF exits the reset state. After sampling is complete, these pins are

output pins that can drive status LEDs.

A software reset does not affect the state of a multi-function configuration pin. During a software reset,

all multi-function configuration pins are outputs.

Each multi-function configuration pin must be pulled either up or down with a resistor to establish the

address of the ICS1893AF. LEDs placed in series with these resistors provide a designated status

indicator.

Caution:

All pins listed in Table 9-6 must not float.

As outputs, the asserted state of a multi-function configuration pin is the inverse of the sense sampled

during reset. This inversion provides a signal that can illuminate an LED during an asserted state. For

example, if a multi-function configuration pin is pulled down to ground through an LED and a

current-limiting resistor, then the sampled sense of the input is low. To illuminate an LED for the

asserted state requires the output to be high.

Note:

Each of these pins monitor the data link by providing signals that directly drive LEDs.

Table 9-6.

PHY Address and LED Pins

Name

Number

Type

Pin Description

P0AC

Input or

Output

PHY (Address Bit) 0 / Activity LED.

For more information on this pin, see Section 6.5, “Status Interface”.

• This multi-function configuration pin is:

– An input pin during either a power-on reset or a hardware reset. In

this case, this pin configures the ICS1893AF PHY address Bit 0.

– An output pin following reset. In this case, this pin provides indication

of Receive “OR” Transmit activity.

As an input pin:

• This pin establishes the address for the ICS1893AF. When the signal

on this pin is logic:

– Low, that address bit is set to logic zero.

– High, that address bit is set to logic one.

As an output pin:

• When the signal on this pin is:

– De-asserted, this state indicates the ICS1893AF does not have

activity.

– Asserted, this state indicates the ICS1893AF has activity.

Caution:

This pin must not float. (See the notes at Section 9.2.2,

“Multi-Function (Multiplexed) Pins: PHY Address and LED

Pins”.)

ICS1893AFILFT датащи(PDF) 101 Page - Renesas Technology Corp

ICS1893AFILFT датащи(HTML) 101 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL