| поискавой системы для электроныых деталей |
|
ST72325 датащи(PDF) 153 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72325 датащи(HTML) 153 Page - STMicroelectronics |
|
153 / 193 page ![]() ST72325 153/193 CLOCK CHARACTERISTICS (Cont’d) 12.5.5 Clock Security System (CSS) Note: 1. Data based on characterization results. 12.5.6 PLL Characteristics Note: 1. Data characterized but not tested. The user must take the PLL jitter into account in the application (for example in serial communication or sampling of high frequency signals). The PLL jitter is a periodic effect, which is integrated over several CPU cycles. Therefore the longer the period of the application signal, the less it will be impacted by the PLL jitter. Figure 78 shows the PLL jitter integrated on application signals in the range 125kHz to 4MHz. At frequen- cies of less than 125KHz, the jitter is negligible. Figure 78. Integrated PLL Jitter vs signal frequency1 Note 1: Measurement conditions: fCPU = 8MHz. Symbol Parameter Conditions Min Typ Max Unit fSFOSC Safe Oscillator Frequency 1) 3MHz Symbol Parameter Conditions Min Typ Max Unit fOSC PLL input frequency range 2 4 MHz ∆ fCPU/ fCPU Instantaneous PLL jitter 1) fOSC = 4 MHz. 0.7 2 % 0 0.2 0.4 0.6 0.8 1 1.2 4 MHz 2 MHz 1 MHz 500 kHz 250 kHz 125 kHz Application Frequency +/-Jitter (%) Max Typ |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |