поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STM32H757AI датащи(PDF) 195 Page - STMicroelectronics

номер детали STM32H757AI
подробное описание детали  Dual 32-bit Arm® Cortex®-M7 up to 480MHz and -M4 MCUs, 2MB Flash, 1MB RAM, 46 com. and analog interfaces, SMPS, DSI, crypto
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H757AI датащи(HTML) 195 Page - STMicroelectronics

Back Button STM32H757AI Datasheet HTML 191Page - STMicroelectronics STM32H757AI Datasheet HTML 192Page - STMicroelectronics STM32H757AI Datasheet HTML 193Page - STMicroelectronics STM32H757AI Datasheet HTML 194Page - STMicroelectronics STM32H757AI Datasheet HTML 195Page - STMicroelectronics STM32H757AI Datasheet HTML 196Page - STMicroelectronics STM32H757AI Datasheet HTML 197Page - STMicroelectronics STM32H757AI Datasheet HTML 198Page - STMicroelectronics STM32H757AI Datasheet HTML 199Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 195 / 251 page
background image
DS12931 Rev 1
195/251
STM32H757xI
Electrical characteristics
230
6.3.24
DAC characteristics
Table 102. DAC characteristics(1)(2)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
Analog supply voltage
-
1.8
3.3
3.6
V
VREF+
Positive reference voltage
-
1.80
-
VDDA
VREF-
Negative reference
voltage
--
VSSA
-
RL
Resistive Load
DAC output buffer
ON
connected
to VSSA
5-
-
kΩ
connected
to VDDA
25
-
-
RO
Output Impedance
DAC output buffer OFF
10.3
13
16
RBON
Output impedance
sample and hold mode,
output buffer ON
DAC output buffer
ON
VDD =
2.7 V
--
1.6
kΩ
VDD =
2.0 V
--
2.6
RBOFF
Output impedance
sample and hold mode,
output buffer OFF
DAC output buffer
OFF
VDD =
2.7 V
--
17.8
kΩ
VDD =
2.0 V
--
18.7
CL
Capacitive Load
DAC output buffer OFF
-
-
50
pF
CSH
Sample and Hold mode
-
0.1
1
µF
VDAC_OUT
Voltage on DAC_OUT
output
DAC output buffer ON
0.2
-
VDDA
−0.2
V
DAC output buffer OFF
0
-
VREF+
tSETTLING
Settling time (full scale:
for a 12-bit code transition
between the lowest and
the highest input codes
when DAC_OUT reaches
the final value of ±0.5LSB,
±1LSB, ±2LSB, ±4LSB,
±8LSB)
Normal mode, DAC
output buffer ON,
CL ≤ 50 pF,
RL ≥ 5 ㏀
±0.5 LSB
-
2.05
-
µs
±1 LSB
-
1.97
-
±2 LSB
-
1.67
-
±4 LSB
-
1.66
-
±8 LSB
-
1.65
-
Normal mode, DAC output buffer
OFF, ±1LSB CL=10 pF
-1.7
2
tWAKEUP(3)
Wakeup time from off
state (setting the ENx bit
in the DAC Control
register) until the final
value of ±1LSB is reached
Normal mode, DAC output buffer
ON, CL ≤ 50 pF, RL = 5 ㏀
-5
7.5
µs
Normal mode, DAC output buffer
OFF, CL ≤ 10 pF
25
PSRR
DC VDDA supply rejection
ratio
Normal mode, DAC output buffer
ON, CL ≤ 50 pF, RL = 5 ㏀
-
−80
−28
dB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com