поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AM6546 датащи(PDF) 180 Page - Texas Instruments

номер детали AM6546
подробное описание детали  AM654x, AM652x Sitara™ Processors Silicon Revision 2.1
PDF  284 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

AM6546 датащи(HTML) 180 Page - Texas Instruments

Back Button AM6546 Datasheet HTML 176Page - Texas Instruments AM6546 Datasheet HTML 177Page - Texas Instruments AM6546 Datasheet HTML 178Page - Texas Instruments AM6546 Datasheet HTML 179Page - Texas Instruments AM6546 Datasheet HTML 180Page - Texas Instruments AM6546 Datasheet HTML 181Page - Texas Instruments AM6546 Datasheet HTML 182Page - Texas Instruments AM6546 Datasheet HTML 183Page - Texas Instruments AM6546 Datasheet HTML 184Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 180 / 284 page
background image
NO.(2) PARAMETER
DESCRIPTION
MODE(19)
MIN
MAX UNIT
F2
td(clkH-csnV)
Delay time, output clock GPMC_CLK rising edge to
output chip select GPMC_CSn[x] transition (14)
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1;
no extra_delay
-2.2+F (6) 4.5+F (6)
ns
F3
td(clkH-csnIV)
Delay time, output clock GPMC_CLK rising edge to
output chip select GPMC_CSn[x] invalid (14)
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1;
no extra_delay
-2.2+E
(5)
4.5+E (5)
ns
F4
td(aV-clk)
Delay time, output address GPMC_A[27:1] valid to
output clock GPMC_CLK first edge
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1
-2.3+B
(2)
4.5+B (2)
ns
F5
td(clkH-aIV)
Delay time, output clock GPMC_CLK rising edge to
output address GPMC_A[27:1] invalid
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1
-2.3
4.5
ns
F6
td(be[x]nV-clk)
Delay time, output lower byte enable and
command latch enable GPMC_BE0n_CLE, output
upper byte enable GPMC_BE1n valid to output
clock GPMC_CLK first edge
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1
-2.3+B
(2)
1.9+B (2)
ns
F7
td(clkH-be[x]nIV)
Delay time, output clock GPMC_CLK rising edge
to output lower byte enable and command latch
enable GPMC_BE0n_CLE, output upper byte
enable GPMC_BE1n invalid (11)
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1
-2.3+D
(4)
1.9+D (4)
ns
F7
td(clkL-be[x]nIV)
Delay time, GPMC_CLK falling edge to
GPMC_BE0n_CLE, GPMC_BE1n invalid (12)
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1
-2.3+D
(4)
1.9+D (4)
ns
F7
td(clkL-be[x]nIV).
Delay time, GPMC_CLK falling edge to
GPMC_BE0n_CLE, GPMC_BE1n invalid (13)
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1
-2.3+D
(4)
1.9+D (4)
ns
F8
td(clkH-advn)
Delay time, output clock GPMC_CLK rising edge
to output address valid and address latch enable
GPMC_ADVn_ALE transition
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1;
no extra_delay
-2.3+G
(7)
4.5+G (7)
ns
F9
td(clkH-advnIV)
Delay time, output clock GPMC_CLK rising edge
to output address valid and address latch enable
GPMC_ADVn_ALE invalid
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1;
no extra_delay
-2.3+D
(4)
4.5+D (4)
ns
F10
td(clkH-oen)
Delay time, output clock GPMC_CLK rising edge to
output enable GPMC_OEn_REn transition
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1;
no extra_delay
-2.3H (8) 3.5+H (8)
ns
F11
td(clkH-oenIV)
Delay time, output clock GPMC_CLK rising edge to
output enable GPMC_OEn_REn invalid
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1;
no extra_delay
-2.3+E
(8)
3.5+E (8)
ns
F14
td(clkH-wen)
Delay time, output clock GPMC_CLK rising edge to
output write enable GPMC_WEn transition
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1;
no extra_delay
-2.3+I (9)
4.5+I (9)
ns
F15
td(clkH-do)
Delay time, output clock GPMC_CLK rising edge to
output data GPMC_AD[15:0] transition (11)
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1
-2.3+J
(10)
2.7+J (10)
ns
F15
td(clkL-do)
Delay time, GPMC_CLK falling edge to
GPMC_AD[15:0] data bus transition (12)
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1
-2.3+J
(10)
2.7+J (10)
ns
F15
td(clkL-do).
Delay time, GPMC_CLK falling edge to
GPMC_AD[15:0] data bus transition (13)
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1
-2.3+J
(10)
2.7+J (10)
ns
F17
td(clkH-be[x]n)
Delay time, output clock GPMC_CLK rising edge
to output lower byte enable and command latch
enable GPMC_BE0n_CLE transition (11)
div_by_1_mode;
GPMC_FCLK_MUX_100;
TIMEPARAGRANULARITY_X1
-2.3+J
(10)
1.9+J (10)
ns
AM6548, AM6528, AM6546, AM6526
SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021
www.ti.com
180
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: AM6548 AM6528 AM6546 AM6526



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com