| поискавой системы для электроныых деталей |
|
AM6546 датащи(PDF) 150 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM6546 датащи(HTML) 150 Page - Texas Instruments |
|
150 / 284 page ![]() 7.9.3.3 Clock Timing Tables and figures provided in this section define timing requirements and switching characteristics for clock signals. Table 7-12. Clock Timing Requirements see Figure 7-12 NO. MIN MAX UNIT CLK1 tc(EXT_REFCLK1) Cycle time, EXT_REFCLK1 18.52 ns CLK2 tw(EXT_REFCLK1H) Pulse Duration, EXT_REFCLK1 high E*0.45(1) E*0.55(1) ns CLK3 tw(EXT_REFCLK1L) Pulse Duration, EXT_REFCLK1 low E*0.45(1) E*0.55(1) ns CLK13 tc(MCU_EXT_REFCLK0) Cycle time, MCU_EXT_REFCLK0 18.52 ns CLK14 tw(MCU_EXT_REFCLK0H) Pulse Duration, MCU_EXT_REFCLK0 high F*0.45(2) F*0.55(2) ns CLK15 tw(MCU_EXT_REFCLK0L) Pulse Duration, MCU_EXT_REFCLK0 low F*0.45(2) F*0.55(2) ns (1) E = EXT_REFCLK1 cycle time. (2) F = MCU_EXT_REFCLK0 cycle time. Figure 7-12. Clock Timing Requirements Table 7-13. Clock Switching Characteristics see Figure 7-13 NO. PARAMETER MIN MAX UNIT CLK4 tc(SYSCLKOUT0) Cycle time minimum,SYSCLKOUT0 6 ns CLK5 tw(SYSCLKOUT0H) Pulse Duration minimum, SYSCLKOUT0 high A*0.4(1) A*0.6(1) ns CLK6 tw(SYSCLKOUT0L) Pulse Duration minimum, SYSCLKOUT0 low A*0.4(1) A*0.6(1) ns CLK7 tc(OBSCLK0) Cycle time minimum, OBSCLK0 5 ns CLK8 tw(OBSCLK0H) Pulse Duration minimum, OBSCLK0 high B*0.45(2) B*0.55(2) ns CLK9 tw(OBSCLK0L) Pulse Duration minimum,OBSCLK0 low B*0.45(2) B*0.55(2) ns CLK10 tc(CLKOUT0) Cycle time minimum, MCU_CLKOUT0 20 40 ns CLK11 tw(CLKOUT0H) Pulse Duration minimum, MCU_CLKOUT0 high C*0.4(3) C*0.6(3) ns CLK12 tw(CLKOUT0L) Pulse Duration minimum,MCU_CLKOUT0 low C*0.4(3) C*0.6(3) ns CLK16 tc(MCU_SYSCLKOUT0) Cycle time minimum,MCU_SYSCLKOUT0 6 ns CLK17 tw(MCU_SYSCLKOUT0H) Pulse Duration minimum, MCU_SYSCLKOUT0 high A*0.4(1) A*0.6(1) ns CLK18 tw(MCU_SYSCLKOUT0L) Pulse Duration minimum, MCU_SYSCLKOUT0 low A*0.4(1) A*0.6(1) ns CLK19 tc(MCU_OBSCLK0) Cycle time minimum, MCU_OBSCLK0 5 ns CLK20 tw(MCU_OBSCLK0H) Pulse Duration minimum, MCU_OBSCLK0 high B*0.45(2) B*0.55(2) ns CLK21 tw(MCU_OBSCLK0L) Pulse Duration minimum,MCU_OBSCLK0 low B*0.45(2) B*0.55(2) ns (1) A = SYSCLKOUT0 cycle time in MAIN domain; A = MCU_SYSCLKOUT0 in MCU domain. (2) B = OBSCLK0 cycle time in MAIN domain; B = MCU_OBSCLK0 in MCU domain. (3) C = MCU_CLKOUT0 cycle time. AM6548, AM6528, AM6546, AM6526 SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021 www.ti.com 150 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: AM6548 AM6528 AM6546 AM6526 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |