поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DVR датащи(PDF) 184 Page - Microchip Technology

номер детали DVR
подробное описание детали  16-Bit General Purpose Microcontrollers with 256-Kbyte Flash and 16-Kbyte RAM in Low Pin Count Packages
PDF  416 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DVR датащи(HTML) 184 Page - Microchip Technology

Back Button DVR Datasheet HTML 180Page - Microchip Technology DVR Datasheet HTML 181Page - Microchip Technology DVR Datasheet HTML 182Page - Microchip Technology DVR Datasheet HTML 183Page - Microchip Technology DVR Datasheet HTML 184Page - Microchip Technology DVR Datasheet HTML 185Page - Microchip Technology DVR Datasheet HTML 186Page - Microchip Technology DVR Datasheet HTML 187Page - Microchip Technology DVR Datasheet HTML 188Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 184 / 416 page
background image
PIC24FJ256GA705 FAMILY
DS30010118D-page 184
 2016-2018 Microchip Technology Inc.
16.1
Time Base Generator
The Timer Clock Generator (TCG) generates a clock
for the module’s internal time base using one of the
clock signals already available on the microcontroller.
This is used as the time reference for the module in its
three major modes. The internal time base is shown in
Figure 16-2.
There are eight inputs available to the clock generator,
which are selected using the CLKSEL<2:0> bits
(CCPxCON1L<10:8>). Available sources include the
FRC and LPRC, the Secondary Oscillator and the TCLKI
external clock inputs. The system clock is the default
source (CLKSEL<2:0> = 000). On PIC24FJ256GA705
family devices, clock sources to the MCCPx module
must be synchronized with the system clock. As a result,
when clock sources are selected, clock input timing
restrictions or module operating restrictions may exist.
FIGURE 16-2:
TIMER CLOCK GENERATOR
CLKSEL<2:0>
TMRPS<1:0>
Prescaler
Clock
Synchronizer
TMRSYNC
Gate(1)
SSDG
Clock
Sources
To Rest
of Module
Note 1:
Gating available in Timer modes only.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com