поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADE7932 датащи(PDF) 122 Page - Analog Devices

номер детали ADE7932
подробное описание детали  Isolated Energy Metering Chipset for Polyphase Shunt Meters
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADE7932 датащи(HTML) 122 Page - Analog Devices

Back Button ADE7932 Datasheet HTML 117Page - Analog Devices ADE7932 Datasheet HTML 118Page - Analog Devices ADE7932 Datasheet HTML 119Page - Analog Devices ADE7932 Datasheet HTML 120Page - Analog Devices ADE7932 Datasheet HTML 121Page - Analog Devices ADE7932 Datasheet HTML 122Page - Analog Devices ADE7932 Datasheet HTML 123Page - Analog Devices ADE7932 Datasheet HTML 124Page - Analog Devices ADE7932 Datasheet HTML 125Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 122 / 125 page
background image
ADE7978/ADE7933/ADE7932/ADE7923
Data Sheet
Rev. D | Page 122 of 125
Table 58. CONSEL[1:0] Bits in Energy Registers1
Energy Registers
CONSEL[1:0] = 00
CONSEL[1:0] = 01
CONSEL[1:0] = 11
AWATTHR, AFWATTHR
VA × IA
VA × IA
VA × IA
BWATTHR, BFWATTHR
VB × IB
VB = VA − VC
VB = −VA
VB × IB1
VB × IB
CWATTHR, CFWATTHR
VC × IC
VC × IC
VC × IC
AVARHR, AFVARHR
VA × IA’
VA × IA’
VA × IA’
BVARHR, BFVARHR
VB × IB’
VB = VA − VC
VB = −VA
VB × IB’1
VB × IB’
CVARHR, CFVARHR
VC × IC’
VC × IC’
VC × IC’
AVAHR
VA rms × IA rms
VA rms × IA rms
VA rms × IA rms
BVAHR
VB rms × IB rms
VB rms × IB rms1
VB rms × IB rms
VB = VA − VC
VB = −VA
CVAHR
VC rms × IC rms
VC rms × IC rms
VC rms × IC rms
1 In a 3-phase, 3-wire configuration (CONSEL[1:0] = 01), the ADE7978 computes the rms value of the line voltage between Phase A and Phase C and stores the result in
the BVRMS register (see the Voltage RMS in Delta Configurations section). The Phase B current value provided after the HPF is 0. Consequently, the powers associated with
Phase B are 0. To avoid any errors in the frequency output pins (CF1, CF2, or CF3) related to the powers associated with Phase B, disable the contribution of Phase B
to the energy-to-frequency converters by setting the TERMSEL1[1], TERMSEL2[1], or TERMSEL3[1] bit to 0 in the COMPMODE register. For more information, see the
Energy-to-Frequency Conversion section.
Table 59. LCYCMODE Register (Address 0xE702)
Bits
Bit Name
Default Value
Description
0
LWATT
0
0: the watthour accumulation registers (AWATTHR, BWATTHR, CWATTHR, AFWATTHR,
BFWATTHR, and CFWATTHR) are configured for regular accumulation mode.
1: the watthour accumulation registers (AWATTHR, BWATTHR, CWATTHR, AFWATTHR,
BFWATTHR, and CFWATTHR) are configured for line cycle accumulation mode.
1
LVAR
0
0: the var-hour accumulation registers (AVARHR, BVARHR, CVARHR, AFVARHR, BFVARHR,
and CFVARHR) are configured for regular accumulation mode.
1: the var-hour accumulation registers (AVARHR, BVARHR, CVARHR, AFVARHR, BFVARHR,
and CFVARHR) are configured for line cycle accumulation mode.
2
LVA
0
0: the VA-hour accumulation registers (AVAHR, BVAHR, and CVAHR) are configured for
regular accumulation mode.
1: the VA-hour accumulation registers (AVAHR, BVAHR, and CVAHR) are configured for line
cycle accumulation mode.
3
ZXSEL[0]
1
0: Phase A is not selected for zero-crossing counts in line cycle accumulation mode.
1: Phase A is selected for zero-crossing counts in line cycle accumulation mode. If more
than one phase is selected for zero-crossing detection, the accumulation time is shortened
accordingly.
4
ZXSEL[1]
1
0: Phase B is not selected for zero-crossing counts in line cycle accumulation mode.
1: Phase B is selected for zero-crossing counts in line cycle accumulation mode. If more
than one phase is selected for zero-crossing detection, the accumulation time is shortened
accordingly.
5
ZXSEL[2]
1
0: Phase C is not selected for zero-crossing counts in line cycle accumulation mode.
1: Phase C is selected for zero-crossing counts in line cycle accumulation mode. If more
than one phase is selected for zero-crossing detection, the accumulation time is shortened
accordingly.
6
RSTREAD
1
0: disables read with reset of all xWATTHR, xVARHR, xVAHR, xFWATTHR, and xFVARHR
registers. Clear this bit to 0 when Bits[2:0] (LVA, LVAR, and LWATT) are set to 1.
1: enables read with reset of all xWATTHR, xVARHR, xVAHR, xFWATTHR, and xFVARHR
registers. When this bit is set to 1, a read of these registers resets them to 0.
7
PFMODE
0
0: power factor calculation uses instantaneous values of various phase powers used in its
expression.
1: power factor calculation uses phase energy values calculated using line cycle accumulation
mode. The LWATT and LVA bits (Bit 0 and Bit 2) must be enabled for the power factors to
be computed correctly. The update rate of the power factor measurement is the integral
number of half line cycles that is programmed in the LINECYC register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com