поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8544EBVTALGA датащи(PDF) 112 Page - NXP Semiconductors

номер детали MPC8544EBVTALGA
подробное описание детали  MPC8544E PowerQUICC III Integrated Processor Hardware Specifications
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC8544EBVTALGA датащи(HTML) 112 Page - NXP Semiconductors

Back Button MPC8544EBVTALGA Datasheet HTML 108Page - NXP Semiconductors MPC8544EBVTALGA Datasheet HTML 109Page - NXP Semiconductors MPC8544EBVTALGA Datasheet HTML 110Page - NXP Semiconductors MPC8544EBVTALGA Datasheet HTML 111Page - NXP Semiconductors MPC8544EBVTALGA Datasheet HTML 112Page - NXP Semiconductors MPC8544EBVTALGA Datasheet HTML 113Page - NXP Semiconductors MPC8544EBVTALGA Datasheet HTML 114Page - NXP Semiconductors MPC8544EBVTALGA Datasheet HTML 115Page - NXP Semiconductors MPC8544EBVTALGA Datasheet HTML 116Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 117 page
background image
MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 8
112
Freescale Semiconductor
System Design Information
Figure 69 shows the JTAG interface connection.
Figure 69. JTAG Interface Connection
HRESET
From Target
Board Sources
COP_HRESET
13
COP_SRESET
SRESET
NC
11
COP_VDD_SENSE2
6
5
15
10
Ω
10 k
Ω
10 k
Ω
COP_CHKSTP_IN
CKSTP_IN
8
COP_TMS
COP_TDO
COP_TDI
COP_TCK
TMS
TDO
TDI
9
1
3
4
COP_TRST
7
16
2
10
12
(if any)
14 3
Notes:
3. The KEY location (pin 14) is not physically present on the COP header.
10 k
Ω
TRST1
10 k
Ω
10 k
Ω
10 k
Ω
CKSTP_OUT
COP_CHKSTP_OUT
3
13
9
5
1
6
10
15
11
7
16
12
8
4
KEY
No pin
COP Connector
Physical Pinout
1
2
NC
SRESET
2. Populate this with a 10-
Ω resistor for short-circuit/current-limiting protection.
NC
OVDD
10 k
Ω
HRESET1
in order to fully control the processor as shown here.
4. Although pin 12 is defined as a No Connect, some debug tools may use pin 12 as an additional GND pin for
1. The COP port and target board should be able to independently assert HRESET and TRST to the processor
improved signal integrity.
TCK
4
5
5. This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL
testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be
10 k
Ω
6
6. Asserting SRESET causes a machine check interrupt to the e500 core.
A
B
closed to position B.
10 k
Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com