AM6548 datasheet(195/282 Pages) TI

195 / 282 page

7.9.5.10.3 GPMC and NAND Flash—Asynchronous Mode

Section 7.9.5.10.3.1 and Section 7.9.5.10.3.2 assume testing over the recommended operating conditions and

electrical characteristic conditions below (see Figure 7-59 through Figure 7-62).

7.9.5.10.3.1 GPMC and NAND Flash Timing Requirements—Asynchronous Mode

NO.

PARAMETER

DESCRIPTION

MODE(4)

MIN

MAX UNIT

GNF12(1) tacc(d)

Access time, input data GPMC_AD[15:0] (3)

div_by_1_mode;

GPMC_FCLK_MUX_133;

TIMEPARAGRANULARITY_X1

J (2)

(1)

The GNF12 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC

functional clock cycles. From start of the read cycle and after GNF12 functional clock cycles, input data is internally sampled by the

active functional clock edge. The GNF12 value must be stored inside AccessTime register bit field.

(2)

J = AccessTime × (TimeParaGranularity + 1) × GPMC_FCLK(3)

(3)

GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.

(4)

For div_by_1_mode:

•

GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h:

–

GPMC_CLK frequency = GPMC_FCLK frequency

For GPMC_FCLK_MUX_133:

•

gpmc_fclk_sel[1:0] = 00 = CPSWHSDIV_CLKOUT3 = 2000/15 = 133.33 MHz

For TIMEPARAGRANULARITY_X1:

•

GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/

WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME,

OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE,

WRDATAONADMUXBUS)

7.9.5.10.3.2 GPMC and NAND Flash Switching Characteristics—Asynchronous Mode

NO.

PARAMETER

MODE(15)

MIN

MAX UNIT

tR(d)

Rise time, output data GPMC_AD[15:0]

div_by_1_mode;

GPMC_FCLK_MUX_133;

TIMEPARAGRANULARITY_X1

tF(d)

Fall time, output data GPMC_AD[15:0]

div_by_1_mode;

GPMC_FCLK_MUX_133;

TIMEPARAGRANULARITY_X1

GNF0

tw(wenV)

Pulse duration, output write enable GPMC_WEn

valid

div_by_1_mode;

GPMC_FCLK_MUX_133;

TIMEPARAGRANULARITY_X1

0+A (1)

GNF1

td(csnV-wenV)

Delay time, output chip select GPMC_CSn[x](13)

valid to output write enable GPMC_WEn valid

div_by_1_mode;

GPMC_FCLK_MUX_133;

TIMEPARAGRANULARITY_X1

-2+B (2)

2+B (2)

GNF2

tw(cleH-wenV)

Delay time, output lower-byte enable and

command latch enable GPMC_BE0n_CLE high

to output write enable GPMC_WEn valid

div_by_1_mode;

GPMC_FCLK_MUX_133;

TIMEPARAGRANULARITY_X1

-2+C (3)

2+C (3)

GNF3

tw(wenV-dV)

Delay time, output data GPMC_AD[15:0] valid to

output write enable GPMC_WEn valid

div_by_1_mode;

GPMC_FCLK_MUX_133;

TIMEPARAGRANULARITY_X1

-2+D (4) 2.8+D (4)

GNF4

tw(wenIV-dIV)

Delay time, output write enable GPMC_WEn

invalid to output data GPMC_AD[15:0] invalid

div_by_1_mode;

GPMC_FCLK_MUX_133;

TIMEPARAGRANULARITY_X1

-2+E (5) 2.8+E (5)

GNF5

tw(wenIV-cleIV)

Delay time, output write enable GPMC_WEn

invalid to output lower-byte enable and command

latch enable GPMC_BE0n_CLE invalid

div_by_1_mode;

GPMC_FCLK_MUX_133;

TIMEPARAGRANULARITY_X1

-2+F (6)

2+F (6)

GNF6

tw(wenIV-csnIV)

Delay time, output write enable GPMC_WEn

invalid to output chip select GPMC_CSn[x](13)

invalid

div_by_1_mode;

GPMC_FCLK_MUX_133;

TIMEPARAGRANULARITY_X1

-2+G (7)

2+G (7)

www.ti.com

AM6548, AM6528, AM6526

SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021

Submit Document Feedback

195

Product Folder Links: AM6548 AM6528 AM6526

AM6548 датащи(PDF) 195 Page - Texas Instruments

AM6548 датащи(HTML) 195 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL