| поискавой системы для электроныых деталей |
|
LPC47M14X датащи(PDF) 179 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
LPC47M14X датащи(HTML) 179 Page - SMSC Corporation |
|
179 / 205 page ![]() SMSC DS – LPC47M14X Page 179 Rev. 03/19/2001 PARAMETER SYM CONDITIONS (NOTES 1, 2, 3) MIN MAX UNIT Differential Rise/Fall Time Matching TRFM (TR/TF) Note 9 90 111.11 % Drive Output Impedance ZDRV Steady State Drive 28 44 Ω DRIVER CHARACTERISTICS (Low-Speed) Transition Time: Rise Time Fall Time TR TF Note 4,5 and FIGURE 10 FIGURE 12 FIGURE 12 75 75 300 300 ns ns Differential Rise/Fall Time Matching TRFM (TR/TF) Note 9 80 125 % DATA TRANSFER TIMINGS Full Speed Data Rate TDRATE Notes 8, 10, & 12 11.9700 12.0300 Mbs Frame Interval TFRAME Note 8 0.9995 1.0005 ms Clock Period TPERIOD Note 10 80 86 ns Source Jitter Total (including frequency tolerance): To next Transition For Paired Transitions TDJ1 TDJ2 Note 6, 7, & 9 FIGURE 14 -3.5 -4.0 3.5 4.0 ns ns Source Jitter for Differential Transition to SEO Transition TDEOP Note 7 and FIGURE 15 -2 5 ns Receiver Jitter: To next Transition For Paired Transitions TJR1 TJR2 Note 7 and FIGURE 16 -18.5 -9 18.5 9.0 ns ns Source SEO interval of EOP TEOPT Note 7 and FIGURE 15 160 175 ns Receiver SEO interval of EOP TEOPR Note 7 and FIGURE 15 82 ns Width of SEO interval during differential transition TFST Note 11 14 ns Note 1: All voltages are measured from the local ground potential, unless otherwise specified. Note 2: All timing use a capacitive load (CL) to ground of 50pF, unless otherwise specified. Note 3: Full speed timings have a 1.5K Ω pull-up to a voltage of 3.0V - 3.6V on the D+ data line. Note 4: Measured from 10% to 90% of the data signals. Note 5: The rising and falling edges should be smoothly transitioning (monotonic). Note 6: Timing differences between the differential data signals. Note 7: Measured at crossover point of differential data signals. Note 8: For a more detailed description of the Data Signaling Rate and the Frame Interval see sections 7.1.11 and 7.1.12 in the USB Spec 1.1. Note 9: Excluding the first transition from the idle state. Note 10: The accuracy of the host controller’s data rate must be known and controlled to better than ±0.05% Note 11: During differential signal transitions both PD+ and PD- may temporarily be less that VIH(min). This period can be up to 14ns. Note 12: The data-rate tolerance for host, hub, and full-speed functions is ±0.25% |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |