1. Device Overview:

️· This document describes a GigaDevice flash memory chip (likely part of the GD25 series). It focuses on the functionality and operation of the device, especially relating to status register control and memory protection.

2. Status Register Bits & Functionality:


️· SUS (S15): Read-only. Set to 1 after a Suspend command (75h). Cleared by Resume command (7Ah) or power cycle.
️· CMP (S14): Read/Write. Used in conjunction with BP bits for memory protection. Default: 0.
️· HPF (S13): Read/Write. Indicates High Performance Mode. Default: 0.
️· QE (S10): Read/Write. Enables Quad operation. When 0, WP# and HOLD# are enabled. Default: 0.
️· LB (S10): Read/Write. One-Time Programmable. Locks Security Registers. Default: 0.
️· SRP1, SRP0 (S8, S7): Read/Write. Control write protection using WP# (hardware protect) or internal lockout. See table for details. Default: 0,0 (Software Protected).
️· BP4-BP0 (S4-S0): Read/Write. Block Protect bits. Define protected memory areas.
️· WEL (S1): Read/Write. Write Enable Latch. 1 = enabled, 0 = disabled.
️· WIP (S0): Read-only. Write-in-Progress. 1 = busy, 0 = idle.

3. Status Register Protection (SRP)

SRP1	SRP0	WP#	Status Register Protection
0	0	X	Software Protected (Default)
0	1	0	Hardware Protected
0	1	1	Hardware Unprotected
1	0	X	Power Supply Lock-Down (Requires Power Cycle)
1	1	X	One-Time Programmable (Permanent Lock - Special Order)

4. Block Protect and CMP:

️· The BP4-BP0 bits, along with the CMP bit, define protected memory areas. The specific configuration determines the size and location of protected sectors.
️· CMP = 0 is the default and provides more flexibility.
️· Chip Erase command requires BP2, BP1, and BP0 to be 0 and CMP=0.

5. Quad Enable (QE):

️· Enables Quad IO functionality.
️· When disabled (QE=0), WP# and HOLD# are functional.
️· Setting QE=1 enables Quad IO2 and IO3. It is suggested to keep this disabled to avoid potential issues with WP# and HOLD# pins.

6. Key Features and Considerations:

️· Security Registers: Controlled by the LB bit (One-Time Programmable).
️· Power Management: The SRP bits can be used for power supply lock-down (requires a power cycle to unlock).
️· Special Order Options: Some features, such as the One-Time Programmable (1,1) SRP configuration, require a special order.